[ Home ] [ Up ] [ #1 ] [ #2 ] [ #3 ] [ #4 ] [ #5 ] [ #6 ] [ #7 ] [ #8 ] [ #9 ] [ #10 ] [ #11 ] [ #12 ] [ #13 ] [ #14 ] [ #15 ] [ #16 ] [ #17 ] [ #18 ] [ #19 ] [ #20 ] [ #21 ] [ #22 ] [ Exer ] [ Prob ] [ Less ] [ Xtra ]
#7
[ Up ] [ Structure ] [ Dataflow ] [ When Else ] [ With Select ] [ Array[ Index] ]


Concurrent VHDL Code
 

 Topics:

Last updated: 18-08-09

bullet

 Concurrent VHDL code
bullet

 Different implementations of 4x1 multiplexer
 

 More information:

bulletPedroni chapter 5 - Concurrent Code
bulletGuarded blocks can not be synthesized by the XiLinx ISE and hence will this have less interest
bulletIts possible to implement Sequential logic (Latches and Flip/Flops) in concurrent code - however will it best to use processes instead.
 

 Exercises / Problems:
bullet

Problem:  BCD to 7 Segment decoder (Combinatorial logic)

bullet

Example/Exercise:  Prime Detector  Primtals_detektor.pdf  (Pdf document in Danish) - Type in yourself and make new versions

 
   
 
 
 

 
bulletProblem 5.6 Binary to Gray Converter  (Pedro page 87)
                More information in the book
   
bulletProblem 5.8 Comparator  (Pedro page 89)
  More information in the book
   
       

Hit Counter