Home ] Up ] #1 ] #2 ] #3 ] #4 ] #5 ] #6 ] #7 ] #8 ] #9 ] #10 ] #11 ] #12 ] #13 ] #14 ] #15 ] #16 ] #17 ] #18 ] [ #19 ] #20 ] #21 ] #22 ] Exer ] Prob ] Less ] Xtra ]
#19

Up ]


CPU - The Gnome

 

 Topics:

Last updated: 05-11-09

bullet

To present a very simple CPU - Lots of potential for enhancements
bullet

 To present how new instructions and functionality can be added.
 

The Gnome Introduction The "brain" of the Gnome actually a counter ( a State Machine with 3 states) which controls the registers and the ALU
Addressing forms All CPUs born with ways of addressing data: Immediate, Direct, Absolute, Relative and Inherent what it offers.
Instruction Set The Instruction set includes: Loading, Storing, Addition, Test, XOR, Jump, Conditional Jump
Address Multiplexer The Memory divided in 128 byte program and 16x4-bit registers, The Address Multiplexer selects the wanted block
Program Counter The Program Counter parts of all CPUs and will always point at the next instruction.
 Instruction Register The Instruction Register holds the instruction (the Opcode) for execution.
 Instruction Decoder The Brain of the CPU = A State Machine with the states:  Fetch, Decode and Execute.
ALU The Calculator of the CPU - All Arithmetic and Logic instructions are performed here under control of the Instruction Decoder
 Clocked Process This CPU will be based at pure Concurrent code and Combinatorial Processes - Only one Clocked process
  
 Memory for the GNOME A special designed Memory block for this FPGA implementation of the Gnome.
   
 
   
 Exercises / Problems: