The Final State Machine design (or just State Machine design) most often based at State Diagram.

However will it be possible to write the VHDL code with directly "out of your head".  By using Enumerated types can you forget about State Coding, but the ISE tool will allow you to select between different strategies.