Home ] Up ] About the book ] XiLinx ISE ] [ Old Exercises ] Mini ] Logic ] VHDL ]
Old Exercises

Up ] #1 Introduction ] #2 Comb Logic ] #3 Latch - Flip/Flop ] #4 State Machines ] #5 Counters & Shiftregisters ] #6 Arithmetic ] #7 Complex Systems based on FPGA's ]

  #1 Introduction to the ISE and Digilent programs

   How to use the Webpack making a digital-design (Schematic) which test the BASYS kit switches and LEDs
   The first example of a VHDL Module which matches the #1.1 example. 
   You need a MCS file in order to program then ROM at the BASYS board hence: How to make a MCS file
   As a result of the synthesize process can the Boolean equations be found as documentation.

 #2 The basics of Combinatorial Logic

   Decoders very useful in digital designs and this exercise present a 3-8 Decoder (1 out of 8 Decoder)
   Multiplexers another useful component and this exercise present ....
 

 Example of a combinatorial design

   

  #3 Latches and Flip/Flops - Note! If your kit having problems with bouncing these exercises won't work right

   SR-Latches the basic elements off all "memory-elements", often used for debouching.
   D-Latches another useful sequential element which most often used in computer systems for the  purpose of de-multiplexing data and address-busses.
   D-Flip/Flop the most important "memory-element" used in all sequential logic (state-machines)
   D-Flip/Flops with Clock Enable, Asynchronous Clear or Synchronous Reset
   How to Debouche a Key, Switch or Button signal (Shift-register and SR-Latch)
  T-Flip/Flops with Clock Enable, Load, Clear and Toggle input

  #4 State Machines

   State Machines the basic elements in almost all kind of digital electronics - Asynchronous vs. Synchronous and Mealy vs. Moore outputs.
   State Machine implementations - 1,2 or 3 processes for a State Machine - Counter and Serial adder ex.
   Levels of abstraction - Inspired of the example Wakerly 7.4

 #5 Counters and Shift Registers

   Counters (bound to be updated)
   Multiple Clock example (Actually only one clock)
   
   Shift register as a LIFO Stack
   
   
   PWM vs. Sigma Delta -
   Example how to implement a ADC with a FPGA (it properly better to use an external ADC - but for the example)
   

 #6 Arithmetic

   
   
   
   
   

 #7 Complex Systems