[ Home ] [ Up ] [ #5.1 Counters ] [ #5.2 Multiple Clock ] [ #5.3 Ringcounters ] [ #5.4 LIFO Stack ] [ #5.5 Quadrature encoder ] [ #5.6 SPI and UART ] [ #5.7 PWM vs. Sigma-Delta ] [ #5.8 ADC with FPGA ]
#5.1 Counters
[ Up ]

 
 

 
4-bit Synchronous counter -  Loadable - With Clock Enable and Clear
bullet

  TFF_based_counter.sch  - Schematic with design below (for Xilinx ISE)
 
 

 
   

   

  #3.6 T-Flip/Flop
 

  #3.6 T-Flip/Flop