[ Home ] [ Up ] [ Stimuli demo ] [ Clock generator ] [ First Test Bench ] [ Up ]
Last updated: 03-08-09
Normally will a VHDL source code for testing doesn't need an Entity. However are you allowed to define one if you like even it only will be useful to define outputs or input/outputs.