[ Home ] [ Up ] [ Arithmetic ] [ Memories ] [ CPUs ] [ Curveform generators ] [ SPI Slave interface ]
SPI Slave interface
[ Up ] [ SPI Slave ] [ Blok1 (internal comp) ] [ FPGA Main1 ] [ Testbench ]

 

 
bullet

The Source-files can be found here:  Source_filer.zip
   
  The 4-bit connectors (JA, JB, JC and JD) at the BASYS and NEXYS2 boards will be the best choiche for a SPI interface.

   

Example of data-exchange between the Master (presented as "masterbuffer") and LED(7:0), SW(7:0)

   
 
   

Note how the 01010101 is transfered to LED(7:0) and how SW(7:0) = 10100011 is transfed back to the Master