Home ] Up ]
Hint

Up ]

Hint
 
 

Hint: You will properly need to design a State Machine with 6 states and the Debounce circuit shouldn't be part of the State Machine.

VHDL-Skeleton below - please try your own solutions instead